In this paper. Bireciprocal Lattice Wave Digital Filters (BLWDFs) are utilized in an approximate linear-phase in passband design of 11 ℎ order IIR wavelet filter banks (FBs). These filter banks are efficiently designed by replacement one of branches for (BLWDFs) by only a unit delay. The coefficients of the designed filter are achieved by simulating the IIR response suggested in [1] . The design is first simulated using Matlab programming in order to investigate the resulting wavelet filter properties and to find the suitable wordlength for the BLWDFs coefficients.
INTRODUCTION
Two-channel perfect reconstruction (PR) filter banks have been used in different applications of signal processing, such as subband coding of speech and image signals, transmultiplexers, and voice privacy systems [2] . Filter banks can be realized using finite impulse response (FIR) or infinite impulse response (IIR) filters [3] . Perfect Reconstruction (PR) IIR filter banks are very attractive because of their potentially low system delay and better frequency responses compared with their FIR FBs [4] . H. W. Lllmann and P. Vary [5] in 2008 proposed a new design for a twochannel IIR QMF bank with near-perfect reconstruction (NPR). The analysis filter bank is given by an efficient polyphase network (PPN) implementation based on allpass filters. These filter banks have a significantly lower algorithmic complexity and causes no or negligible amplitude distortions. This design can be beneficial for coding and transmission applications. In 2009 R. Ramanathan and K. P. Soman [6] presented a novel technique for designing an IIR filter with linear-phase response. This technique uses the frequency domain sampling along with the linear programming concept to achieve a filter design, which gives a best approximation for the linear phase response. The proposed method can give the closest response with less number of samples (only 10) and is computationally simple. Filter design is presented along with its formulation and solving methodology . Numerical results are used to substantiate the efficiency of the proposed method. In 2011 Jassim. M. A. and Rasha. W. H. [7] designed 9 th order IIR wavelet filter banks utilizing Bireciprocal Lattice wave Digital Filters (BLWDFs) with approximate linear phase. Each of the two branches in the structure of the BLWDF realizes an allpass filter. Filter coefficients has been quantized then realized in a multiplierless manner taking into account the low-coefficient sensitivity property of these wave structures. FPGA implementation of such IIR wavelet filter is achieved with less complexity. In 2012, Jassim. M. A. and Sama. N. M. [8] designed a new filter bank structure, for the implementation of discrete wavelet transform. Such structure is based on the idea of the Bireciprocal Lattice Wave Digital Filters (BLWDFs) to simulate the two channal wavelet filter bank for six levels. Linear-phase reconstruction is not treated in such structure. In this paper, 11 th order IIR wavelet filter banks are efficiently designed and implemented with perfect reconstruction and approximate linear-phase properties by utilizing bireciprocal lattice wave filter (BLWDF) with the replacement one of its channels by a pure delay unit. The proposed design is then implemented on Spartan-3E FPGA kit. For fast hardware implementation on an FPGA, the filter coefficients are implemented in a multiplierless manner after representing them as sum-and-difference-of-
powers-of-two (SPT). All multiplications are then achieved by shift and add.
THE PROPOSED Design
The design of approximately linear phase IIR wavelet filter has been obtined by letting one of the branches
in the BLWDF be a pure delay (z -(2R+1) ) as shown in Fig. 1 . The other branch A o (z 2 ) (of even order 2N) is a general all-pass function in z -2 , which can be realized by cascading all-pass sections [9] .
Fig (1) : Approximate linear-phase BLWDF
The transfer function of an approximate linear-phase low-pass BLWDF is
where R is the number of attenuation zeros. For the design of a 11th order IIR wavelet filter of this type, we chose N= 3 and R=2, then A 0 (z 2 ) can be written as 
Also, substituting z −1 = e −jω in (4) 
The cofficients a,b and c are determined by compared the magnitude response for the designed filter with desired magnitude response for 11 th order intermediate filter which is given in [1] . 
The frequency response for the designed filter is shown in Fig. 3 .
Fig (3) : Frequency response of 11 th order IIR wavelet filter
From Fig. 3 , it can be seen that the phase response of the designed filter is almost linear. Linear-phase response can be measured by "deviation from linear phase". It is defined as a Distance of each point of a phase response of designed filter from the phase response of ideal filter [10] . Fig.4 shows the phase deviation from linear phase of designed filter. 1 + −1 (8) where the values of , and are 0.745400849956, 0.16388878629124 and -0.40928965880625, respectively.
The resulting mother wavelet and scaling functions for designed filter shown in Fig. 6 , can be generated after five iterations of the analysis filter banks on its low-pass branch. 
MATLAB SIMULATION RESULTS
The proposed designed filter bank is described using Matlab programming for verification and selection a sufficient wordlength, Some Gray scale images (as shown in Fig. 7 ) are used to find the minimum wordlength of the BLWDFs coefficients for acceptable PSNR and SNR values which are considered to be about 30dB. The correlation coefficient has a close to onevalue. The best selected 6-bit wordlength is chosen, which gives the values of the objective quality metricses illustrated in Table ( 
5.
FPGA IMPLEMENTATION The proposed design is described with VHDL language. Then an FPGA device is used to implement the filter design. It is a 500,000-gate Xilinx Spartan-3E XC3S500E in a 320-ball Fine-Pitch Ball Grid Array package (XC3S500EFG320). FPGA implementation is presented for one level and multi-levels. Mult-levels implementation is achefived using bit-serial technique which is usually used to reduce implementation cost because of that the hardware resources needed for it are very modest [15] . Bit-serial implementation means constructing a structure that consists of similar cascaded processing elements by building only one of these processing elements and using it to perform the whole task. The implementation results for one level and three-levels are presented in tables 2. 
CONCLUSIONS
In this paper, a 11 th order IIR wavelet filter bank is efficiently designed and realized with approximate linear-phase in pass-band utilizing Bireciprocal Lattice Wave Digital Filters (BLWDFs). The values of the filter coefficients are quite suitable for implementation using shift and add operations instead of multipliers to perform multiplications. This is going to give very efficient hardware saving when implementing, in addition to the method of design with unit delay-allpass replacement which also given efficienticy in hardware area. The proposed design is first simulated using Matlab programming in order to investigate the resulting wavelet filter properties and to find the suitable wordlength for BLWDF's coefficients. FPGA implementations of one-level and multi-levels of bireciprocal lattice wave digital wavelet filter banks have been obtained with less complexity and high speed.
